[PATCH] D112692: [RISCV] Generate pseudo instruction li

Luke via Phabricator via llvm-commits llvm-commits at lists.llvm.org
Thu Oct 28 07:29:00 PDT 2021

Previous message: [PATCH] D112692: [RISCV] Generate pseudo instruction li
Next message: [PATCH] D112692: [RISCV] Generate pseudo instruction li
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

luke957 added a comment.

So sorry for my bad herald script.


Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D112692/new/

https://reviews.llvm.org/D112692

Previous message: [PATCH] D112692: [RISCV] Generate pseudo instruction li
Next message: [PATCH] D112692: [RISCV] Generate pseudo instruction li
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list