[PATCH] D111304: [RISCV] Reorder the vector register allocation order.

Hsiangkai Wang via Phabricator via llvm-commits llvm-commits at lists.llvm.org
Sun Oct 17 20:22:11 PDT 2021

Previous message: [PATCH] D111304: [RISCV] Reorder the vector register allocation order.
Next message: [PATCH] D111438: [flang][OpenMP] Added test case for OpenMP 5.0 specification based semantic checks for parallel sections construct
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

HsiangKai added a comment.

Ping.


Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D111304/new/

https://reviews.llvm.org/D111304

Previous message: [PATCH] D111304: [RISCV] Reorder the vector register allocation order.
Next message: [PATCH] D111438: [flang][OpenMP] Added test case for OpenMP 5.0 specification based semantic checks for parallel sections construct
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list