[PATCH] D111538: [X86] Prefer VEX encoding in X86 assembler.
Pengfei Wang via Phabricator via llvm-commits
llvm-commits at lists.llvm.org
Wed Oct 13 08:12:55 PDT 2021
pengfei added inline comments.
================
Comment at: llvm/utils/TableGen/AsmMatcherEmitter.cpp:624
for (unsigned i = 0, e = AsmOperands.size(); i != e; ++i) {
if (*AsmOperands[i].Class < *RHS.AsmOperands[i].Class)
return true;
----------------
I have a question here. AVX512 instructions have larger register class, e.g. VR128X vs. VR128. Why doesn't (Could) the code work for them?
Repository:
rG LLVM Github Monorepo
CHANGES SINCE LAST ACTION
https://reviews.llvm.org/D111538/new/
https://reviews.llvm.org/D111538
More information about the llvm-commits
mailing list