[PATCH] D111241: [APInt] Fix isAllOnes and extractBits for zero width values.

Chris Lattner via Phabricator via llvm-commits llvm-commits at lists.llvm.org
Tue Oct 12 08:53:50 PDT 2021

Previous message: [PATCH] D111241: [APInt] Fix isAllOnes and extractBits for zero width values.
Next message: [PATCH] D103898: [VP] Vector predicated vector splice intrinsic
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

lattner added a comment.

Right, they are only being used in the CIRCT incubator project afaik, and it is fine.


Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D111241/new/

https://reviews.llvm.org/D111241

Previous message: [PATCH] D111241: [APInt] Fix isAllOnes and extractBits for zero width values.
Next message: [PATCH] D103898: [VP] Vector predicated vector splice intrinsic
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list