[llvm] 3ff0a57 - [PHIElimination] Enable machine verification after this pass

[Jay Foad via llvm-commits]

Author: Jay Foad
Date: 2021-10-07T20:04:51+01:00
New Revision: 3ff0a5747dd1e500260a0b3863f800450d234892

URL: https://github.com/llvm/llvm-project/commit/3ff0a5747dd1e500260a0b3863f800450d234892
DIFF: https://github.com/llvm/llvm-project/commit/3ff0a5747dd1e500260a0b3863f800450d234892.diff

LOG: [PHIElimination] Enable machine verification after this pass

Differential Revision: https://reviews.llvm.org/D111006

Added: 
    

Modified: 
    llvm/lib/CodeGen/TargetPassConfig.cpp

Removed: 
    


################################################################################
diff  --git a/llvm/lib/CodeGen/TargetPassConfig.cpp b/llvm/lib/CodeGen/TargetPassConfig.cpp
index aacba8588353..3edbc2b4bfd6 100644
--- a/llvm/lib/CodeGen/TargetPassConfig.cpp
+++ b/llvm/lib/CodeGen/TargetPassConfig.cpp
@@ -1417,7 +1417,7 @@ bool TargetPassConfig::usingDefaultRegAlloc() const {
 /// Add the minimum set of target-independent passes that are required for
 /// register allocation. No coalescing or scheduling.
 void TargetPassConfig::addFastRegAlloc() {
-  addPass(&PHIEliminationID, false);
+  addPass(&PHIEliminationID);
   addPass(&TwoAddressInstructionPassID, false);
 
   addRegAssignAndRewriteFast();
@@ -1446,7 +1446,7 @@ void TargetPassConfig::addOptimizedRegAlloc() {
 
   // Edge splitting is smarter with machine loop info.
   addPass(&MachineLoopInfoID);
-  addPass(&PHIEliminationID, false);
+  addPass(&PHIEliminationID);
 
   // Eventually, we want to run LiveIntervals before PHI elimination.
   if (EarlyLiveIntervals)