[PATCH] D110579: [AMDGPU] Add two new intrinsics to control fp_trunc rounding mode

[Julien Pagès via Phabricator via llvm-commits]

jpages updated this revision to Diff 377017.
jpages added a comment.

Rebased based on previous comments.

The pseudo-instructions are now selected in the pass SIModeRegister.


CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D110579/new/

https://reviews.llvm.org/D110579

Files:
  llvm/include/llvm/IR/Intrinsics.td
  llvm/lib/Target/AMDGPU/AMDGPURegisterBankInfo.cpp
  llvm/lib/Target/AMDGPU/SIISelLowering.h
  llvm/lib/Target/AMDGPU/SIInstructions.td
  llvm/lib/Target/AMDGPU/SIModeRegister.cpp
  llvm/test/CodeGen/AMDGPU/llvm.experimental.fptrunc.round.ll

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D110579.377017.patch
Type: text/x-patch
Size: 10344 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20211004/7dc51707/attachment.bin>