[PATCH] D110305: [TableGen] Allow targets to entirely ignore Psets for registers

[Christudasan Devadasan via Phabricator via llvm-commits]

This revision was landed with ongoing or failed builds.
This revision was automatically updated to reflect the committed changes.
Closed by commit rG40ddde5d1fa7: [TableGen] Allow targets to entirely ignore Psets for registers (authored by cdevadas).

Changed prior to commit:
  https://reviews.llvm.org/D110305?vs=374545&id=374716#toc

Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D110305/new/

https://reviews.llvm.org/D110305

Files:
  llvm/test/TableGen/bare-minimum-psets.td
  llvm/test/TableGen/empty-psets.td
  llvm/utils/TableGen/CodeGenRegisters.cpp

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D110305.374716.patch
Type: text/x-patch
Size: 3855 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20210924/93e1341a/attachment.bin>