[PATCH] D110175: [ValueTracking,VectorCombine] Allow passing DT to computeConstantRange.
Florian Hahn via Phabricator via llvm-commits
llvm-commits at lists.llvm.org
Tue Sep 21 07:09:15 PDT 2021
fhahn created this revision.
fhahn added reviewers: spatel, RKSimon, lebedev.ri.
Herald added a subscriber: hiraditya.
fhahn requested review of this revision.
Herald added a project: LLVM.
isValidAssumeForContext can provide better results with access to the
dominator tree in some cases. This patch adjusts computeConstantRange to
allow passing through a dominator tree.
The use VectorCombine is updated to pass through the DT to enable
additional scalarization.
Note that similar APIs like computeKnownBits already accept optional dominator
tree arguments.
Repository:
rG LLVM Github Monorepo
https://reviews.llvm.org/D110175
Files:
llvm/include/llvm/Analysis/ValueTracking.h
llvm/lib/Analysis/ValueTracking.cpp
llvm/lib/Transforms/Vectorize/VectorCombine.cpp
llvm/test/Transforms/VectorCombine/AArch64/load-extract-insert-store-scalarization.ll
llvm/test/Transforms/VectorCombine/AArch64/load-extractelement-scalarization.ll
-------------- next part --------------
A non-text attachment was scrubbed...
Name: D110175.373913.patch
Type: text/x-patch
Size: 5926 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20210921/5db616f9/attachment.bin>
More information about the llvm-commits
mailing list