[PATCH] D109900: [AMDGPU] Filtering out the inactive lanes bits when lowering copy to SCC

Matt Arsenault via Phabricator via llvm-commits llvm-commits at lists.llvm.org
Thu Sep 16 16:46:19 PDT 2021

Previous message: [PATCH] D109900: [AMDGPU] Filtering out the inactive lanes bits when lowering copy to SCC
Next message: [PATCH] D109900: [AMDGPU] Filtering out the inactive lanes bits when lowering copy to SCC
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

arsenm added a comment.

Needs a more targeted test


Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D109900/new/

https://reviews.llvm.org/D109900

Previous message: [PATCH] D109900: [AMDGPU] Filtering out the inactive lanes bits when lowering copy to SCC
Next message: [PATCH] D109900: [AMDGPU] Filtering out the inactive lanes bits when lowering copy to SCC
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list