[PATCH] D108961: [RISCV] MC relaxation for out-of-range conditional branch.
luxufan via Phabricator via llvm-commits
llvm-commits at lists.llvm.org
Thu Sep 16 08:30:32 PDT 2021
StephenFan added a comment.
In D108961#3003867 <https://reviews.llvm.org/D108961#3003867>, @jrtc27 wrote:
> In D108961#3003855 <https://reviews.llvm.org/D108961#3003855>, @StephenFan wrote:
>
>> I found some pseudo instruction are expanded to multiple MI instructions in `RISCVExpandPseudoInsts.cpp`. And the BranchRelaxation pass will run before the expandPseudo pass. Is it possible to cause the fixup value out-of-range on some branch instructions? If this will happen, maybe add MC layer branch relaxation can deal with it.
>
> Not unless RISCVInstrInfo::getInstSizeInBytes has missing or incorrect cases.
Got it. Thanks!
Repository:
rG LLVM Github Monorepo
CHANGES SINCE LAST ACTION
https://reviews.llvm.org/D108961/new/
https://reviews.llvm.org/D108961
More information about the llvm-commits
mailing list