[PATCH] D109318: [RISCV][NFC] Refactor classes for load/store instructions of V extension

[Bin Cheng via Phabricator via llvm-commits]

bin.cheng created this revision.
bin.cheng added projects: LLVM, Backend.
Herald added subscribers: vkmr, frasercrmck, evandro, luismarques, apazos, sameer.abuasal, s.egerton, Jim, benna, psnobl, jocewei, PkmX, the_o, brucehoult, MartinMosbeck, rogfer01, edward-jones, zzheng, jrtc27, shiva0217, kito-cheng, niosHD, sabuasal, simoncook, johnrusso, rbar, asb, hiraditya.
bin.cheng requested review of this revision.
Herald added subscribers: llvm-commits, MaskRay.

Hi,
This patch refactors classes for load/store of V extension by:

- Introduce new class for VUnitStrideLoadFF and VUnitStrideSegmentLoadFF so that uses of L/SUMOP* are not spread around different places.
- Reorder classes for Unit-Stride load/store in line with table describing lumop/sumop in riscv-v-spec.pdf.

As I reading the code I found this simple refactoring might make it easier to understand.
I am new to RISC-V backend, not sure if this is in the correct direction.  So please correct if I am wrong.

Thanks,
bin


Repository:
  rG LLVM Github Monorepo

https://reviews.llvm.org/D109318

Files:
  llvm/lib/Target/RISCV/RISCVInstrInfoV.td

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D109318.370897.patch
Type: text/x-patch
Size: 10075 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20210906/ee33f25c/attachment.bin>