[PATCH] D109009: [AMDGPU] Update Call Convention docs for GFX90A

[Scott Linder via Phabricator via llvm-commits]

This revision was automatically updated to reflect the committed changes.
Closed by commit rG0022426917e3: [AMDGPU] Update Call Convention docs for GFX90A (authored by scott.linder).

Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D109009/new/

https://reviews.llvm.org/D109009

Files:
  llvm/docs/AMDGPUUsage.rst


Index: llvm/docs/AMDGPUUsage.rst
===================================================================
--- llvm/docs/AMDGPUUsage.rst
+++ llvm/docs/AMDGPUUsage.rst
@@ -10835,6 +10835,7 @@
           registers are intermixed at regular intervals in order to keep a
           similar ratio independent of the number of allocated VGPRs.
 
+    * GFX90A: All AGPR registers except the clobbered registers AGPR0-31.
     * Lanes of all VGPRs that are inactive at the call site.
 
       For the AMDGPU backend, an inter-procedural register allocation (IPRA)
@@ -10850,8 +10851,6 @@
 
 .. TODO::
 
-  - On gfx908 are all ACC registers clobbered?
-
   - How are function results returned? The address of structured types is passed
     by reference, but what about other types?
 


-------------- next part --------------
A non-text attachment was scrubbed...
Name: D109009.370032.patch
Type: text/x-patch
Size: 771 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20210901/45a6b847/attachment.bin>