[PATCH] D97435: [Aarch64] Correct register class for pseudo instructions

[Jameson Nash via Phabricator via llvm-commits]

vtjnash updated this revision to Diff 370023.
vtjnash added a comment.

fix another missed test update


Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D97435/new/

https://reviews.llvm.org/D97435

Files:
  llvm/lib/Target/AArch64/AArch64ExpandPseudoInsts.cpp
  llvm/lib/Target/AArch64/AArch64InstrInfo.td
  llvm/test/CodeGen/AArch64/GlobalISel/select-add-low.mir
  llvm/test/CodeGen/AArch64/GlobalISel/select-blockaddress.mir
  llvm/test/CodeGen/AArch64/GlobalISel/select-gv-with-offset.mir
  llvm/test/CodeGen/AArch64/GlobalISel/select-jump-table-brjt-constrain.mir
  llvm/test/CodeGen/AArch64/GlobalISel/select-jump-table-brjt.mir
  llvm/test/CodeGen/AArch64/GlobalISel/select-static.mir
  llvm/test/CodeGen/AArch64/GlobalISel/select.mir
  llvm/test/CodeGen/AArch64/elim-dead-mi.mir
  llvm/test/CodeGen/AArch64/loop-sink.mir

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D97435.370023.patch
Type: text/x-patch
Size: 15041 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20210901/f51a3006/attachment.bin>