[PATCH] D108914: [X86] Copy X86SchedSkylakeServer.td to X86SchedIceLake.td

[Simon Pilgrim via Phabricator via llvm-commits]

RKSimon added a comment.

Thanks everyone



================
Comment at: llvm/lib/Target/X86/X86SchedIceLake.td:143
+def  : WriteRes<WriteIMulHLd, []> {
+  let Latency = !add(ICXWriteIMulH.Latency, SkylakeServerModel.LoadLatency);
+}
----------------
courbet wrote:
> typo: `IceLakeModel.LoadLatency`
Nice catch! Thanks.


Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D108914/new/

https://reviews.llvm.org/D108914