[PATCH] D108706: [AArch64][SVE] Optimize ptrue predicate pattern with known sve register width.

[JunMa via Phabricator via llvm-commits]

junparser updated this revision to Diff 368832.
junparser added a comment.

rebased.


Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D108706/new/

https://reviews.llvm.org/D108706

Files:
  llvm/lib/Target/AArch64/AArch64ISelLowering.cpp
  llvm/test/CodeGen/AArch64/insert-subvector-res-legalization.ll
  llvm/test/CodeGen/AArch64/sve-extract-vector.ll
  llvm/test/CodeGen/AArch64/sve-insert-vector.ll
  llvm/test/CodeGen/AArch64/sve-vscale-attr.ll

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D108706.368832.patch
Type: text/x-patch
Size: 5999 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20210826/ed2d4f5b/attachment.bin>