[PATCH] D108701: [X86][SchedModel] Fix latency of the Hi register write of MULX (PR51495).

[Andrea Di Biagio via Phabricator via llvm-commits]

This revision was landed with ongoing or failed builds.
This revision was automatically updated to reflect the committed changes.
Closed by commit rG5f848b311f16: [X86][SchedModel] Fix latency the Hi register write of MULX (PR51495). (authored by andreadb).

Changed prior to commit:
  https://reviews.llvm.org/D108701?vs=368637&id=368645#toc

Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D108701/new/

https://reviews.llvm.org/D108701

Files:
  llvm/lib/Target/X86/X86InstrArithmetic.td
  llvm/lib/Target/X86/X86SchedBroadwell.td
  llvm/lib/Target/X86/X86SchedHaswell.td
  llvm/lib/Target/X86/X86SchedSandyBridge.td
  llvm/lib/Target/X86/X86SchedSkylakeClient.td
  llvm/lib/Target/X86/X86SchedSkylakeServer.td
  llvm/lib/Target/X86/X86Schedule.td
  llvm/lib/Target/X86/X86ScheduleAtom.td
  llvm/lib/Target/X86/X86ScheduleBdVer2.td
  llvm/lib/Target/X86/X86ScheduleBtVer2.td
  llvm/lib/Target/X86/X86ScheduleSLM.td
  llvm/lib/Target/X86/X86ScheduleZnver1.td
  llvm/lib/Target/X86/X86ScheduleZnver2.td
  llvm/lib/Target/X86/X86ScheduleZnver3.td
  llvm/test/tools/llvm-mca/X86/Haswell/mulx-hi-read-advance.s
  llvm/test/tools/llvm-mca/X86/SkylakeClient/mulx-hi-read-advance.s
  llvm/test/tools/llvm-mca/X86/Znver2/mulx-hi-read-advance.s
  llvm/test/tools/llvm-mca/X86/Znver3/mulx-hi-read-advance.s

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D108701.368645.patch
Type: text/x-patch
Size: 20962 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20210825/abff04ae/attachment-0001.bin>