[PATCH] D108276: [AArch64][GlobalISel] Add G_VECREDUCE fewerElements support for full scalarization.
Amara Emerson via Phabricator via llvm-commits
llvm-commits at lists.llvm.org
Thu Aug 19 10:03:17 PDT 2021
aemerson updated this revision to Diff 367537.
aemerson added a comment.
Remove redundant assert.
Repository:
rG LLVM Github Monorepo
CHANGES SINCE LAST ACTION
https://reviews.llvm.org/D108276/new/
https://reviews.llvm.org/D108276
Files:
llvm/include/llvm/CodeGen/GlobalISel/LegalizerHelper.h
llvm/lib/CodeGen/GlobalISel/LegalizerHelper.cpp
llvm/lib/CodeGen/MachineVerifier.cpp
llvm/lib/Target/AArch64/GISel/AArch64LegalizerInfo.cpp
llvm/test/CodeGen/AArch64/GlobalISel/legalize-reduce-or.mir
llvm/test/CodeGen/AArch64/GlobalISel/legalizer-info-validation.mir
llvm/test/CodeGen/AArch64/reduce-or.ll
llvm/test/MachineVerifier/test_vector_reductions.mir
-------------- next part --------------
A non-text attachment was scrubbed...
Name: D108276.367537.patch
Type: text/x-patch
Size: 53488 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20210819/294b42dd/attachment.bin>
More information about the llvm-commits
mailing list