[PATCH] D108200: [llvm][sve] Lowering for VLS masked extending loads

[David Truby via Phabricator via llvm-commits]

DavidTruby updated this revision to Diff 366869.
DavidTruby added a comment.

Corrected tests to use the right PG values


Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D108200/new/

https://reviews.llvm.org/D108200

Files:
  llvm/lib/CodeGen/SelectionDAG/DAGCombiner.cpp
  llvm/lib/Target/AArch64/AArch64ISelLowering.cpp
  llvm/test/CodeGen/AArch64/sve-fixed-length-masked-loads.ll

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D108200.366869.patch
Type: text/x-patch
Size: 23118 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20210817/d489a58d/attachment.bin>