[PATCH] D106601: [RISCV] Teach vsetvli insertion pass that it doesn't need to insert vsetvli for unit-stride or strided loads/stores in some cases.

Craig Topper via Phabricator via llvm-commits llvm-commits at lists.llvm.org
Wed Aug 11 15:10:34 PDT 2021

Previous message: [llvm] 9396c3e - [AArch64][SVE] Remove assertion/range check for i16 values during immediate selection
Next message: [PATCH] D106601: [RISCV] Teach vsetvli insertion pass that it doesn't need to insert vsetvli for unit-stride or strided loads/stores in some cases.
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

craig.topper added a comment.

Ping


Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D106601/new/

https://reviews.llvm.org/D106601

Previous message: [llvm] 9396c3e - [AArch64][SVE] Remove assertion/range check for i16 values during immediate selection
Next message: [PATCH] D106601: [RISCV] Teach vsetvli insertion pass that it doesn't need to insert vsetvli for unit-stride or strided loads/stores in some cases.
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list