[PATCH] D107400: [RISCV] Introduce a RISCV CondCode enum instead of using ISD:SET* in MIR. NFC

Craig Topper via Phabricator via llvm-commits llvm-commits at lists.llvm.org
Sun Aug 8 17:30:28 PDT 2021


This revision was landed with ongoing or failed builds.
This revision was automatically updated to reflect the committed changes.
Closed by commit rG88bc29f5f2c0: [RISCV] Introduce a RISCV CondCode enum instead of using ISD:SET* in MIR. NFC (authored by craig.topper).

Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D107400/new/

https://reviews.llvm.org/D107400

Files:
  llvm/lib/Target/RISCV/RISCVISelDAGToDAG.h
  llvm/lib/Target/RISCV/RISCVISelLowering.cpp
  llvm/lib/Target/RISCV/RISCVInstrInfo.cpp
  llvm/lib/Target/RISCV/RISCVInstrInfo.h
  llvm/lib/Target/RISCV/RISCVInstrInfo.td
  llvm/test/CodeGen/RISCV/select-optimize-multiple.mir

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D107400.365052.patch
Type: text/x-patch
Size: 13470 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20210809/d07d317d/attachment.bin>


More information about the llvm-commits mailing list