[PATCH] D107068: [DAG] DAGCombiner::visitVECTOR_SHUFFLE - recognise INSERT_SUBVECTOR patterns.

[Simon Pilgrim via Phabricator via llvm-commits]

RKSimon added a comment.

It looks like ARM is missing the equivalent combine to concat_vectors to AArch64 (or maybe it'll be easier to add isel patterns for neon - I'll have to look), But a test case would be useful please!


Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D107068/new/

https://reviews.llvm.org/D107068