[PATCH] D106273: [SVE][AArch64] Improve code generation for vector_splice for Imm > 0

Caroline via Phabricator via llvm-commits llvm-commits at lists.llvm.org
Mon Jul 26 03:46:06 PDT 2021


This revision was landed with ongoing or failed builds.
This revision was automatically updated to reflect the committed changes.
CarolineConcatto marked an inline comment as done.
Closed by commit rG0bfc26e3a4bf: [SVE][AArch64] Improve code generation for vector_splice for Imm > 0 (authored by CarolineConcatto).

Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D106273/new/

https://reviews.llvm.org/D106273

Files:
  llvm/lib/Target/AArch64/AArch64ISelDAGToDAG.cpp
  llvm/lib/Target/AArch64/AArch64ISelLowering.cpp
  llvm/lib/Target/AArch64/AArch64SVEInstrInfo.td
  llvm/lib/Target/AArch64/SVEInstrFormats.td
  llvm/test/CodeGen/AArch64/named-vector-shuffles-sve.ll

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D106273.361610.patch
Type: text/x-patch
Size: 26664 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20210726/f2ed8a19/attachment.bin>


More information about the llvm-commits mailing list