[PATCH] D106549: [AArch64][SVE] Combine bitcasts to predicate types with vector inserts of loads
Bradley Smith via Phabricator via llvm-commits
llvm-commits at lists.llvm.org
Fri Jul 23 07:44:26 PDT 2021
bsmith updated this revision to Diff 361206.
bsmith marked 2 inline comments as done.
bsmith added a comment.
- Add equivalent optimization for vector extract
- Add comment to clarify what is being checked
- Ensure max vector length is also exactly the size we want
- Check the attribute rather than the subtarget options
Repository:
rG LLVM Github Monorepo
CHANGES SINCE LAST ACTION
https://reviews.llvm.org/D106549/new/
https://reviews.llvm.org/D106549
Files:
llvm/lib/Target/AArch64/SVEIntrinsicOpts.cpp
llvm/test/CodeGen/AArch64/sve-extract-vector-to-predicate-store.ll
llvm/test/CodeGen/AArch64/sve-insert-vector-to-predicate-load.ll
-------------- next part --------------
A non-text attachment was scrubbed...
Name: D106549.361206.patch
Type: text/x-patch
Size: 17033 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20210723/922fbefb/attachment.bin>
More information about the llvm-commits
mailing list