[PATCH] D105633: [AArch64][SVE] Improve code generation for vector_splice for Imm == -1

[Caroline via Phabricator via llvm-commits]

CarolineConcatto updated this revision to Diff 360756.
CarolineConcatto retitled this revision from "[SVE][AArch64] Improve code generation for vector_splice for Imm == -1" to "[AArch64][SVE] Improve code generation for vector_splice for Imm == -1".
CarolineConcatto edited the summary of this revision.
CarolineConcatto added a comment.

- update commit message with --verbatim


Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D105633/new/

https://reviews.llvm.org/D105633

Files:
  llvm/lib/Target/AArch64/AArch64ISelLowering.cpp
  llvm/lib/Target/AArch64/AArch64ISelLowering.h
  llvm/lib/Target/AArch64/AArch64SVEInstrInfo.td
  llvm/test/CodeGen/AArch64/named-vector-shuffles-sve.ll

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D105633.360756.patch
Type: text/x-patch
Size: 23219 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20210722/259bfac1/attachment-0001.bin>