[PATCH] D105800: [AMDGPU] Tidy SReg/SGPR definitions using template class

[Carl Ritson via Phabricator via llvm-commits]

critson updated this revision to Diff 359212.
critson added a comment.

- Rework based on TableGen changes in D105967 <https://reviews.llvm.org/D105967>
- Define all applicable TTMP register classes


Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D105800/new/

https://reviews.llvm.org/D105800

Files:
  llvm/lib/Target/AMDGPU/SIRegisterInfo.td
  llvm/test/CodeGen/AMDGPU/inline-asm.i128.ll

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D105800.359212.patch
Type: text/x-patch
Size: 12190 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20210716/474b2899/attachment.bin>