[PATCH] D105875: [RISCV] Prevent use of t0(aka x5) as rs1 for jalr instructions.

[Craig Topper via Phabricator via llvm-commits]

This revision was landed with ongoing or failed builds.
This revision was automatically updated to reflect the committed changes.
Closed by commit rG46e89708170c: [RISCV] Prevent use of t0(aka x5) as rs1 for jalr instructions. (authored by craig.topper).

Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D105875/new/

https://reviews.llvm.org/D105875

Files:
  llvm/lib/Target/RISCV/RISCVInstrInfo.td
  llvm/lib/Target/RISCV/RISCVRegisterInfo.td
  llvm/test/CodeGen/RISCV/calls.ll
  llvm/test/CodeGen/RISCV/tail-calls.ll

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D105875.358315.patch
Type: text/x-patch
Size: 5849 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20210713/5e3a8393/attachment.bin>