[PATCH] D105769: [RISCV] Use DIVUW/REMUW/DIVW instructions for i8/i16/i32 udiv/urem/sdiv when LHS is constant.

[Luís Marques via Phabricator via llvm-commits]

luismarques accepted this revision.
luismarques added a comment.
This revision is now accepted and ready to land.

LGTM.



================
Comment at: llvm/lib/Target/RISCV/RISCVISelLowering.cpp:4877
+    // to multiply by magic constant.
+    // FIXME: What if the expansion is disabled minsize.
+    if (N->getOperand(1).getOpcode() == ISD::Constant)
----------------
Nit: missing words?


Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D105769/new/

https://reviews.llvm.org/D105769