[PATCH] D105659: [PowerPC][AIX] Support ByVals with greater alignment then pointer size

[Zarko Todorovski via Phabricator via llvm-commits]

ZarkoCA created this revision.
ZarkoCA added reviewers: PowerPC, sfertile, cebowleratibm.
Herald added subscribers: shchenz, kbarton, hiraditya, nemanjai.
ZarkoCA requested review of this revision.
Herald added a project: LLVM.
Herald added a subscriber: llvm-commits.

Implementation is NOT compatible with XL. Instead it handles all ByVals
with greater alignment then pointer width the same way XL handles Byvals
that have vector members. For overaligned objects that do not contain
vectors XL does not align them properly if they are passed in the GPR
argument registers.

This patch was originally written by Sean Fertile (@sfertile) and I am
posting on phabricator.


Repository:
  rG LLVM Github Monorepo

https://reviews.llvm.org/D105659

Files:
  llvm/lib/Target/PowerPC/PPCISelLowering.cpp
  llvm/test/CodeGen/PowerPC/aix-cc-byval-limitation3.ll
  llvm/test/CodeGen/PowerPC/aix-vector-byval-callee.ll
  llvm/test/CodeGen/PowerPC/aix-vector-byval.ll

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D105659.357361.patch
Type: text/x-patch
Size: 11967 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20210708/a030f953/attachment.bin>