[PATCH] D105277: [AArch64] Use custom lowering for fp16 vector copysign.
Dave Green via Phabricator via llvm-commits
llvm-commits at lists.llvm.org
Thu Jul 1 06:45:46 PDT 2021
dmgreen accepted this revision.
dmgreen added a comment.
This revision is now accepted and ready to land.
Sounds good to me.
================
Comment at: llvm/lib/Target/AArch64/AArch64ISelLowering.cpp:1397
// But we do support custom-lowering for FCOPYSIGN.
+ if (VT == MVT::v2f32 || VT == MVT::v4f32 || VT == MVT::v2f64 ||
----------------
Whitespace :)
Repository:
rG LLVM Github Monorepo
CHANGES SINCE LAST ACTION
https://reviews.llvm.org/D105277/new/
https://reviews.llvm.org/D105277
More information about the llvm-commits
mailing list