[PATCH] D105110: [AArch64] Fix for custom lowering <4 x i8> loads

[Sjoerd Meijer via Phabricator via llvm-commits]

SjoerdMeijer added inline comments.


================
Comment at: llvm/lib/Target/AArch64/AArch64ISelLowering.cpp:4507
 
-  SDValue Load = DAG.getLoad(MVT::f32, DL, DAG.getEntryNode(),
+  SDValue Load = DAG.getLoad(MVT::f32, DL, Op.getOperand(0),
                              LoadNode->getBasePtr(), MachinePointerInfo());
----------------
efriedma wrote:
> Minor change for code clarity.
Thanks, and will fix that before committing.


CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D105110/new/

https://reviews.llvm.org/D105110