[PATCH] D103597: [AArch64LoadStoreOptimizer] Generate more STPs by renaming registers earlier

[Meera Nakrani via Phabricator via llvm-commits]

This revision was landed with ongoing or failed builds.
This revision was automatically updated to reflect the committed changes.
Closed by commit rGea011ec5ed53: [AArch64LoadStoreOptimizer] Recommit: Generate more STPs by renaming registers… (authored by MeeraN).

Changed prior to commit:
  https://reviews.llvm.org/D103597?vs=352677&id=353661#toc

Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D103597/new/

https://reviews.llvm.org/D103597

Files:
  llvm/lib/Target/AArch64/AArch64LoadStoreOptimizer.cpp
  llvm/test/CodeGen/AArch64/GlobalISel/byval-call.ll
  llvm/test/CodeGen/AArch64/consthoist-gep.ll
  llvm/test/CodeGen/AArch64/ldst-opt.ll
  llvm/test/CodeGen/AArch64/stp-opt-with-renaming.mir

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D103597.353661.patch
Type: text/x-patch
Size: 15354 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20210622/22fcf3e6/attachment.bin>