[PATCH] D103597: [AArch64LoadStoreOptimizer] Generate more STPs by renaming registers earlier

Sjoerd Meijer via Phabricator via llvm-commits llvm-commits at lists.llvm.org
Mon Jun 21 01:16:19 PDT 2021

Previous message: [PATCH] D104621: [ValueTypes] Define MVTs for v3i64/v3f64 to complement v6i32/v6f32
Next message: [PATCH] D103597: [AArch64LoadStoreOptimizer] Generate more STPs by renaming registers earlier
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

SjoerdMeijer accepted this revision.
SjoerdMeijer added a comment.

LGTM, but please wait a day with committing this in case there are more comments.


CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D103597/new/

https://reviews.llvm.org/D103597

Previous message: [PATCH] D104621: [ValueTypes] Define MVTs for v3i64/v3f64 to complement v6i32/v6f32
Next message: [PATCH] D103597: [AArch64LoadStoreOptimizer] Generate more STPs by renaming registers earlier
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list