[PATCH] D104612: [CGP][RISCV] Teach CodeGenPrepare::optimizeSwitchInst to honor isSExtCheaperThanZExt.

Fraser Cormack via Phabricator via llvm-commits llvm-commits at lists.llvm.org
Mon Jun 21 02:07:58 PDT 2021

Previous message: [llvm] acefe0e - [Mem2Reg] Regenerate test checks (NFC)
Next message: [PATCH] D104612: [CGP][RISCV] Teach CodeGenPrepare::optimizeSwitchInst to honor isSExtCheaperThanZExt.
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

frasercrmck added a comment.

Seems reasonable to me but I'll let others take a look


Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D104612/new/

https://reviews.llvm.org/D104612

Previous message: [llvm] acefe0e - [Mem2Reg] Regenerate test checks (NFC)
Next message: [PATCH] D104612: [CGP][RISCV] Teach CodeGenPrepare::optimizeSwitchInst to honor isSExtCheaperThanZExt.
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list