[llvm] 6dd54da - AMDGPU/GlobalISel: Fix indentation

[Matt Arsenault via llvm-commits]

Author: Matt Arsenault
Date: 2021-06-11T13:45:25-04:00
New Revision: 6dd54dada3b1f60340078fe4e82e8a62258d8d6b

URL: https://github.com/llvm/llvm-project/commit/6dd54dada3b1f60340078fe4e82e8a62258d8d6b
DIFF: https://github.com/llvm/llvm-project/commit/6dd54dada3b1f60340078fe4e82e8a62258d8d6b.diff

LOG: AMDGPU/GlobalISel: Fix indentation

Added: 
    

Modified: 
    llvm/lib/Target/AMDGPU/AMDGPULegalizerInfo.cpp

Removed: 
    


################################################################################
diff  --git a/llvm/lib/Target/AMDGPU/AMDGPULegalizerInfo.cpp b/llvm/lib/Target/AMDGPU/AMDGPULegalizerInfo.cpp
index 53e499b684b39..6302503f7d58f 100644
--- a/llvm/lib/Target/AMDGPU/AMDGPULegalizerInfo.cpp
+++ b/llvm/lib/Target/AMDGPU/AMDGPULegalizerInfo.cpp
@@ -359,8 +359,8 @@ static bool isLoadStoreLegal(const GCNSubtarget &ST, const LegalityQuery &Query)
 static bool shouldBitcastLoadStoreType(const GCNSubtarget &ST, const LLT Ty,
                                        const unsigned MemSizeInBits) {
   const unsigned Size = Ty.getSizeInBits();
-    if (Size != MemSizeInBits)
-      return Size <= 32 && Ty.isVector();
+  if (Size != MemSizeInBits)
+    return Size <= 32 && Ty.isVector();
 
   if (loadStoreBitcastWorkaround(Ty) && isRegisterType(Ty))
     return true;