[PATCH] D103126: [RISCV] Don't propagate VL/VTYPE across inline assembly in the Insert VSETVLI pass.

Hsiangkai Wang via Phabricator via llvm-commits llvm-commits at lists.llvm.org
Wed May 26 00:12:35 PDT 2021

Previous message: [PATCH] D103126: [RISCV] Don't propagate VL/VTYPE across inline assembly in the Insert VSETVLI pass.
Next message: [PATCH] D103126: [RISCV] Don't propagate VL/VTYPE across inline assembly in the Insert VSETVLI pass.
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

HsiangKai accepted this revision.
HsiangKai added a comment.
This revision is now accepted and ready to land.

LGTM.


Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D103126/new/

https://reviews.llvm.org/D103126

Previous message: [PATCH] D103126: [RISCV] Don't propagate VL/VTYPE across inline assembly in the Insert VSETVLI pass.
Next message: [PATCH] D103126: [RISCV] Don't propagate VL/VTYPE across inline assembly in the Insert VSETVLI pass.
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list