[PATCH] D102739: [RISCV] Enable cross basic block aware vsetvli insertion

Hsiangkai Wang via Phabricator via llvm-commits llvm-commits at lists.llvm.org
Sat May 22 02:20:10 PDT 2021

Previous message: [PATCH] D102739: [RISCV] Enable cross basic block aware vsetvli insertion
Next message: [PATCH] D102740: Convert TableGen assert to error
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

HsiangKai added a comment.

LGTM.


Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D102739/new/

https://reviews.llvm.org/D102739

Previous message: [PATCH] D102739: [RISCV] Enable cross basic block aware vsetvli insertion
Next message: [PATCH] D102740: Convert TableGen assert to error
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list