[PATCH] D101045: [IR][Verifier] Targets can specify multiple alloca address spaces

[Andy Wingo via Phabricator via llvm-commits]

wingo updated this revision to Diff 346365.
wingo added a comment.

Tweak alloca langref language


Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D101045/new/

https://reviews.llvm.org/D101045

Files:
  llvm/docs/LangRef.rst
  llvm/lib/IR/Verifier.cpp
  llvm/test/Assembler/datalayout-alloca-addrspace-mismatch-0.ll
  llvm/test/Assembler/datalayout-alloca-addrspace-mismatch-1.ll
  llvm/test/Assembler/datalayout-alloca-addrspace-mismatch-2.ll
  llvm/test/Assembler/drop-debug-info-nonzero-alloca.ll
  llvm/test/CodeGen/AMDGPU/invalid-alloca.ll

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D101045.346365.patch
Type: text/x-patch
Size: 5334 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20210519/c5dc70e1/attachment.bin>