[PATCH] D102606: [RISCV] Fix operand order in fixed-length VM(OR|AND)NOT patterns

Fraser Cormack via Phabricator via llvm-commits llvm-commits at lists.llvm.org
Mon May 17 03:37:39 PDT 2021

Previous message: [PATCH] D102606: [RISCV] Fix operand order in fixed-length VM(OR|AND)NOT patterns
Next message: [PATCH] D102606: [RISCV] Fix operand order in fixed-length VM(OR|AND)NOT patterns
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

frasercrmck added a comment.

Should we try and get this into the 12.0.1 release?


Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D102606/new/

https://reviews.llvm.org/D102606

Previous message: [PATCH] D102606: [RISCV] Fix operand order in fixed-length VM(OR|AND)NOT patterns
Next message: [PATCH] D102606: [RISCV] Fix operand order in fixed-length VM(OR|AND)NOT patterns
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list