[PATCH] D102318: [TargetRegisterInfo] Speed up getAllocatableSet. NFCI.
Jay Foad via Phabricator via llvm-commits
llvm-commits at lists.llvm.org
Wed May 12 06:09:18 PDT 2021
This revision was landed with ongoing or failed builds.
This revision was automatically updated to reflect the committed changes.
Closed by commit rGa383d325f6c6: [TargetRegisterInfo] Speed up getAllocatableSet. NFCI. (authored by foad).
Repository:
rG LLVM Github Monorepo
CHANGES SINCE LAST ACTION
https://reviews.llvm.org/D102318/new/
https://reviews.llvm.org/D102318
Files:
llvm/lib/CodeGen/TargetRegisterInfo.cpp
Index: llvm/lib/CodeGen/TargetRegisterInfo.cpp
===================================================================
--- llvm/lib/CodeGen/TargetRegisterInfo.cpp
+++ llvm/lib/CodeGen/TargetRegisterInfo.cpp
@@ -267,8 +267,9 @@
}
// Mask out the reserved registers
- BitVector Reserved = getReservedRegs(MF);
- Allocatable &= Reserved.flip();
+ const MachineRegisterInfo &MRI = MF.getRegInfo();
+ const BitVector &Reserved = MRI.getReservedRegs();
+ Allocatable.reset(Reserved);
return Allocatable;
}
-------------- next part --------------
A non-text attachment was scrubbed...
Name: D102318.344796.patch
Type: text/x-patch
Size: 515 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20210512/1797cafa/attachment.bin>
More information about the llvm-commits
mailing list