[PATCH] D101620: [AMDGPU][Disassembler] Adjust img instruction address field if a16 present

David Stuttard via Phabricator via llvm-commits llvm-commits at lists.llvm.org
Fri Apr 30 05:41:00 PDT 2021


dstuttard updated this revision to Diff 341861.
dstuttard added a comment.

IsA16 now bool - forgot to fix init


Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D101620/new/

https://reviews.llvm.org/D101620

Files:
  llvm/lib/Target/AMDGPU/Disassembler/AMDGPUDisassembler.cpp
  llvm/test/MC/Disassembler/AMDGPU/mimg_gfx10.txt

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D101620.341861.patch
Type: text/x-patch
Size: 8419 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20210430/4b19c466/attachment-0001.bin>


More information about the llvm-commits mailing list