[PATCH] D101620: [AMDGPU][Disassembler] Adjust img instruction address field if a16 present

[David Stuttard via Phabricator via llvm-commits]

dstuttard created this revision.
Herald added subscribers: kerbowa, jfb, hiraditya, t-tye, tpr, yaxunl, nhaehnle, jvesely, kzhuravl, arsenm.
dstuttard requested review of this revision.
Herald added subscribers: llvm-commits, wdng.
Herald added a project: LLVM.

A16 support for image instruction disassembly (gfx10) was missing


Repository:
  rG LLVM Github Monorepo

https://reviews.llvm.org/D101620

Files:
  llvm/lib/Target/AMDGPU/Disassembler/AMDGPUDisassembler.cpp
  llvm/test/MC/Disassembler/AMDGPU/mimg_gfx10.txt

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D101620.341858.patch
Type: text/x-patch
Size: 8427 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20210430/fbbe0c0a/attachment.bin>