[PATCH] D101455: [ELF] Implement RISCV::getImplicitAddend()

Alexander Richardson via Phabricator via llvm-commits llvm-commits at lists.llvm.org
Wed Apr 28 07:16:29 PDT 2021


arichardson added a comment.

In D101455#2722721 <https://reviews.llvm.org/D101455#2722721>, @jrtc27 wrote:

> Honestly this seems rather academic, surely we should just mandate Elf_Rela for RISC-V? I've filed https://github.com/riscv/riscv-elf-psabi-doc/issues/186.

I don't think this should be a supported configuration, but it appears that `-z rel` is being used with AArch64, so it might make sense to allow it for RISC-V too.


Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D101455/new/

https://reviews.llvm.org/D101455



More information about the llvm-commits mailing list