[PATCH] D101152: AArch64: support atomics up to 64-bits in GISel
Tim Northover via Phabricator via llvm-commits
llvm-commits at lists.llvm.org
Fri Apr 23 03:36:19 PDT 2021
t.p.northover created this revision.
t.p.northover added reviewers: aemerson, paquette.
Herald added subscribers: danielkiss, jfb, hiraditya, kristof.beyls, mcrosier.
t.p.northover requested review of this revision.
Herald added a project: LLVM.
Most of them were working already, but the -O0 `cmpxchg` needed a few more patterns to map to `CMP_SWAP_N` pseudos because that's handled elsewhere in SDAG. Also some old code from when there was less generic atomic support in GISel was preventing the existing patterns from handling atomic stores.
https://reviews.llvm.org/D101152
Files:
llvm/lib/Target/AArch64/AArch64InstrGISel.td
llvm/lib/Target/AArch64/AArch64InstrInfo.td
llvm/lib/Target/AArch64/GISel/AArch64InstructionSelector.cpp
llvm/lib/Target/AArch64/GISel/AArch64LegalizerInfo.cpp
llvm/test/CodeGen/AArch64/GlobalISel/arm64-atomic.ll
-------------- next part --------------
A non-text attachment was scrubbed...
Name: D101152.339969.patch
Type: text/x-patch
Size: 23929 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20210423/ac355abc/attachment.bin>
More information about the llvm-commits
mailing list