[PATCH] D99966: [X86][AMX] Refactor for PostRA ldtilecfg pass.

[Pengfei Wang via Phabricator via llvm-commits]

pengfei added inline comments.


================
Comment at: llvm/lib/Target/X86/X86TileConfig.cpp:123
+    unsigned Index = VRM.getPhys(VirtReg) - X86::TMM0;
+    if (!Phys2Virt[Index])
+      Phys2Virt[Index] = VirtReg;
----------------
xiangzhangllvm wrote:
> I see here suppose all virtual tile regs are same shape, how we handle the cfg for tileload/store at spill ?
The assumption is all virtual regs that bound to the same physical regs are the same shape. We don't handle cfg when spill.


Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D99966/new/

https://reviews.llvm.org/D99966