[PATCH] D100096: [RISCV] Support vector SET[U]LT and SET[U]GE with splatted immediates

[Fraser Cormack via Phabricator via llvm-commits]

frasercrmck updated this revision to Diff 336795.
frasercrmck added a comment.

- rebase
- test and fix for unsigned comparisons with 0


Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D100096/new/

https://reviews.llvm.org/D100096

Files:
  llvm/lib/Target/RISCV/RISCVISelDAGToDAG.cpp
  llvm/lib/Target/RISCV/RISCVISelDAGToDAG.h
  llvm/lib/Target/RISCV/RISCVInstrInfoVSDPatterns.td
  llvm/lib/Target/RISCV/RISCVInstrInfoVVLPatterns.td
  llvm/test/CodeGen/RISCV/rvv/fixed-vectors-int-setcc.ll
  llvm/test/CodeGen/RISCV/rvv/saddo-sdnode.ll
  llvm/test/CodeGen/RISCV/rvv/setcc-integer-rv32.ll
  llvm/test/CodeGen/RISCV/rvv/setcc-integer-rv64.ll

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D100096.336795.patch
Type: text/x-patch
Size: 66444 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20210412/5d195816/attachment.bin>