[PATCH] D99083: [RISCV] Introduce floating point control and state registers

[Craig Topper via Phabricator via llvm-commits]

craig.topper added inline comments.


================
Comment at: llvm/lib/Target/RISCV/RISCVInstrInfo.td:1173
 
+def ReadFRM : ReadSysReg<SysRegFRM, [FRM]>;
+def WriteFRM : WriteSysReg<SysRegFRM, [FRM]>;
----------------
Do we have use cases for all of these?


================
Comment at: llvm/lib/Target/RISCV/RISCVRegisterInfo.td:543
+// Special registers
+def FFLAGS : RISCVReg<1, "fflags">;
+def FRM    : RISCVReg<2, "frm">;
----------------
Is there any significance the 1, 2, and 3 chosen for the first operand here?


Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D99083/new/

https://reviews.llvm.org/D99083