[PATCH] D99236: [RISCV] Turn splat shuffles of vector loads into scalar loads and a splat.
Craig Topper via Phabricator via llvm-commits
llvm-commits at lists.llvm.org
Fri Apr 2 09:27:50 PDT 2021
craig.topper added a comment.
In D99236#2663124 <https://reviews.llvm.org/D99236#2663124>, @rogfer01 wrote:
> One could argue that this introduces coupling between the scalar register bank and the vector register bank. But I presume the simpler scalar load makes up for that loss of decoupling.
>
> Reassuring myself here: VectorCombine cannot do this for scalables, can it?
The VectorCombine code only works on fixed vectors
Repository:
rG LLVM Github Monorepo
CHANGES SINCE LAST ACTION
https://reviews.llvm.org/D99236/new/
https://reviews.llvm.org/D99236
More information about the llvm-commits
mailing list