[PATCH] D99637: [RISCV] Add isel patterns to select vsub_vx intrinsic to vadd.vi if it uses a small enough immediate

[Craig Topper via Phabricator via llvm-commits]

This revision was automatically updated to reflect the committed changes.
Closed by commit rG04f10ab367b5: [RISCV] Add isel patterns to select vsub_vx intrinsic to vadd.vi if it uses a… (authored by craig.topper).

Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D99637/new/

https://reviews.llvm.org/D99637

Files:
  llvm/lib/Target/RISCV/RISCVInstrInfoV.td
  llvm/lib/Target/RISCV/RISCVInstrInfoVPseudos.td
  llvm/test/CodeGen/RISCV/rvv/vsub-rv32.ll
  llvm/test/CodeGen/RISCV/rvv/vsub-rv64.ll

-------------- next part --------------
A non-text attachment was scrubbed...
Name: D99637.334464.patch
Type: text/x-patch
Size: 46034 bytes
Desc: not available
URL: <http://lists.llvm.org/pipermail/llvm-commits/attachments/20210331/eb3eb940/attachment.bin>