[PATCH] D99637: [RISCV] Add isel patterns to select vsub_vx intrinsic to vadd.vi if it uses a small enough immediate

Hsiangkai Wang via Phabricator via llvm-commits llvm-commits at lists.llvm.org
Wed Mar 31 02:06:11 PDT 2021

Previous message: [PATCH] D97828: [LoopInterchange] Disallow interchange when memory accesses are guarded by control flow (PR48057)
Next message: [PATCH] D99637: [RISCV] Add isel patterns to select vsub_vx intrinsic to vadd.vi if it uses a small enough immediate
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

HsiangKai accepted this revision.
HsiangKai added a comment.
This revision is now accepted and ready to land.

LGTM.


Repository:
  rG LLVM Github Monorepo

CHANGES SINCE LAST ACTION
  https://reviews.llvm.org/D99637/new/

https://reviews.llvm.org/D99637

Previous message: [PATCH] D97828: [LoopInterchange] Disallow interchange when memory accesses are guarded by control flow (PR48057)
Next message: [PATCH] D99637: [RISCV] Add isel patterns to select vsub_vx intrinsic to vadd.vi if it uses a small enough immediate
Messages sorted by: [ date ] [ thread ] [ subject ] [ author ]

More information about the llvm-commits mailing list