[PATCH] D96405: [DAGCombiner] Reduce Shuffle_Vector Nodes Count
Michael Marjieh via Phabricator via llvm-commits
llvm-commits at lists.llvm.org
Tue Mar 30 06:19:20 PDT 2021
mmarjieh added a subscriber: RKSimon.
mmarjieh added a comment.
@RKSimon @craig.topper After investigating and trying out this combine in different DAG combine phases, I noticed that this optimization is not always beneficial for all targets.
Since this combine is beneficial in our target, I already implemented it in the target specific ISelLowering.
If we want to continue with this patch and commit it to the community, I suggest that we introduce a target hook for it.
Repository:
rG LLVM Github Monorepo
CHANGES SINCE LAST ACTION
https://reviews.llvm.org/D96405/new/
https://reviews.llvm.org/D96405
More information about the llvm-commits
mailing list